admin/chipsec-chipsec
1
0
Fork 0
mirror of https://github.com/chipsec/chipsec synced 2026-06-08 13:31:00 +00:00
Code Issues Packages Projects Releases Wiki Activity
1,428 Commits 16 Branches 107 Tags
2e38de930abb1237be22791496a7f4a925c19ef0
Commit Graph

4 Commits

Author SHA1 Message Date
Nathaniel Mitchell c8c14e21be Remove shebang from all but the entry points. Update ep to py3 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2021-08-12 08:27:33 -07:00
Thiebaud Weksteen b9f2a6ccd1 Renable test_reg_get_control test 2017-09-20 13:21:45 -07:00
c7zero 16af0c7dfd More operation in chipsec_util reg command (#238) 
* More operation in chipsec_util reg command

Added write, read_field, write_field, get_control, set_control
operations

* reg read util command updated

Returned back "chipsec_util reg read" syntax and added tests.

* Commented out test_reg_get_control

Need to implement get_MMIO_BAR_base_address or read_pci_reg for SPIBAR
in mock_helper.py
 2017-07-20 13:05:51 -07:00
Thiébaud Weksteen 9240e1aa58 Add register util command (#217) 2017-05-09 22:55:32 -07:00