admin/chipsec-chipsec
1
0
Fork 0
mirror of https://github.com/chipsec/chipsec synced 2026-06-08 13:31:00 +00:00
Code Issues Packages Projects Releases Wiki Activity
1,088 Commits 16 Branches 107 Tags
eb27e705dbccbafaf5ea92af3097d4e4dfbcd456
Commit Graph

18 Commits

Author SHA1 Message Date
Nathaniel Mitchell 30ee829b3f Fixed error in uefi shell for spectre v2 test 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2021-01-27 08:16:45 -08:00
Sae86 c7259cfac0 Signed-off-by: Sae86 <sae.batllori@intel.com> 
Modifying copyright date.

Hal msg bus - removed non working link
Hal spd - changed simmtester links to functioning ones
Cfg sfdp - added docstring
utilcmd mem_cmd - removed random lonely colon
Modules-Common-cpu-cpuinfo and iauntrusted - added temp docstrings
Tools-vmm-hv and xen folders -> imports needed more detail
Modules Me mfg mode - fixed error caused by asterisk in links
 2021-01-26 16:10:34 -08:00
Assaf Carlsbad 95ae69af1f Use 'enabled' instead of 'supported'. 2020-09-24 09:53:03 -07:00
Assaf Carlsbad 8560ee253e Spectre_v2: check for the presence of the Retpoline mitigation on Windows platforms. 2020-09-24 09:53:03 -07:00
brentholtsclaw f7fe1be074 More whitespace cleanup 
E231, E201, E226

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-07-31 13:46:13 -07:00
brentholtsclaw af7fa737ee Clean up indentation 
E111

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-07-01 16:35:07 -07:00
brentholtsclaw a00b2838e5 Cleanup trailing whitespace 
W291,W293,W391

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-07-01 15:44:21 -07:00
brentholtsclaw f1d5666d9c Update ia_untrused 
check soc_bios_done bit
check each thread for IA_Untrusted bit

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-29 09:31:47 -07:00
brentholtsclaw 35a614cbfc Add ICL support 
Add ICL configuration file
Update memconfig, remap, smm_dma modules
Add ia_untrusted module

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-05-28 14:11:41 -07:00
BrentHoltsclaw e7b2c983ec Cleanup imports within modules directory 
Signed-off-by: BrentHoltsclaw <brent.holtsclaw@intel.com>
 2020-01-23 15:07:44 -08:00
Assaf Carlsbad 53c6310861 Strip terminating NULL bytes from the CPU brand. 2020-01-13 10:29:46 -08:00
Erik Bjorge c2f13379e7 Fixing Python 3 bug 
Signed-off-by: Erik Bjorge <erik.c.bjorge@intel.com>
 2019-10-24 14:11:06 -07:00
Erik Bjorge af7fdb6d37 Fixing imports and __init__ function 
Signed-off-by: Erik Bjorge <erik.c.bjorge@intel.com>
 2019-10-24 14:11:06 -07:00
Erik Bjorge d5c4d234c9 Adding CPU Info module 
This new module just displays general CPU data.

Signed-off-by: Erik Bjorge <erik.c.bjorge@intel.com>
 2019-10-21 13:11:00 -07:00
BrentHoltsclaw 2efeda4345 Merge python3-rc2 branch into master (#656) 2019-08-15 14:11:20 -07:00
Erik Bjorge ed5e424d28 Cleaned up some of the module documenation. 
Signed-off-by: Erik Bjorge <erik.c.bjorge@intel.com>
 2019-03-05 17:25:06 -08:00
Erik Bjorge 2cb3e7b8a2 STIBP may not be enabled by default by the OS. 
The OS may choose to only enable STIBP in specific situations to
reduce the performance impact. An OS may also choosed to only
enable STIBP for specific processes or by using an opt-in setting.
It should not be assumed that STIBP will be enabled on all logical
processors.

Signed-off-by: Erik Bjorge <erik.c.bjorge@intel.com>
 2019-03-01 12:09:18 -08:00
c7zero dd66ef454a Added new module checking for Spectre variant 2 
The module checks if system includes hardware mitigations for
Speculative Execution Side Channel. Specifically, it verifies that the
system supports CPU mitigations for
Branch Target Injection vulnerability a.k.a. Spectre Variant 2
(CVE-2017-5715)
 2018-01-18 14:08:33 -08:00