1259e568de
Change all HAL objects in cs.hals to be lowercase
...
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com >
2025-12-09 13:49:37 -08:00
d9a8265fc5
Remove MTAG prefix from module tags and add metadata tags
...
Signed-off-by: Sara Batllori <sara.batllori@intel.com >
2025-03-18 16:46:35 -07:00
bea2860e8e
Update device functions and port register.read*/write* functions
...
Updated the device.get_obj/objlist functions to match the other types e.g. "get_list_by_name" and "get_instance_by_name".
Updated register.read/read_field/write/write_field functions to first get the register objects, then read*/write* from there.
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com >
2025-03-18 16:29:21 -07:00
74818ec960
Fix up more modules. Adl now matching legacy run
...
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com >
2025-03-07 21:08:24 -08:00
f7409804b4
HAL Update - Enable multitenant HALs
...
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com >
2024-12-03 12:50:36 -08:00
efccddd739
WIP: Add feature to automatically generate url for return codes
...
Signed-off-by: Sae86 <sara.batllori@intel.com >
2024-05-29 10:44:04 -07:00
2bc5b22216
Add feature to auto-generate/save return code IDs
...
Signed-off-by: Sae86 <sara.batllori@intel.com >
2024-04-22 16:36:02 -07:00
7d728d987a
Remove lines to set test result in is_supported in smm_code_chk and tools
...
Signed-off-by: Sae86 <sara.batllori@intel.com >
2024-04-02 16:40:45 -07:00
a933b1337d
Update references to functions in new library files
2024-03-22 14:26:59 -07:00
2358adfd51
Add module that generates test IDs for return codes
...
Signed-off-by: Sae86 <sara.batllori@intel.com >
2023-10-09 16:37:28 -07:00
78834bd04b
Add return codes support to cpuid_fuzz, ept_finder and hypercallfuzz (tools/vmm)
...
Signed-off-by: Sae86 <sara.batllori@intel.com >
2023-09-29 08:28:03 -07:00
0016b0c14c
Clean up oshelper
...
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com >
2023-05-26 18:32:51 -07:00
86ecd5f087
f-string updates for cpu, secureboot and smm folders in tools
...
Signed-off-by: Sara Batllori <sara.batllori@intel.com >
2023-04-12 09:09:58 -07:00
291632c0ee
Apply flake8 code formatting rules against repo
...
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com >
2022-07-28 09:17:10 -07:00
1f5279ec80
Update usage documentation in sinkhole.py
...
Signed-off-by: Frinzell, Aaron <aaron.frinzell@intel.com >
2022-06-16 16:01:06 -07:00
0e53326a83
Create exceptions.py for chipsec exceptions
...
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com >
2021-08-26 10:50:51 -07:00
167693a390
May need one more update
2021-06-25 10:03:21 -07:00
d3ededfca6
Minor improvements to sinkhole.py
2021-06-25 10:03:21 -07:00
a00b2838e5
Cleanup trailing whitespace
...
W291,W293,W391
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com >
2020-07-01 15:44:21 -07:00
e7b2c983ec
Cleanup imports within modules directory
...
Signed-off-by: BrentHoltsclaw <brent.holtsclaw@intel.com >
2020-01-23 15:07:44 -08:00
2efeda4345
Merge python3-rc2 branch into master ( #656 )
2019-08-15 14:11:20 -07:00
989db9f8b8
Updated messages in sinkhole tool
...
Some additional information was requested to make the failure/success cases more clear.
Signed-off-by: Erik Bjorge <erik.c.bjorge@intel.com >
2019-05-23 14:47:01 -07:00
7a5e8277df
Changed to using self.cs.cpu
2016-11-17 23:47:45 -08:00
1a284132f8
Use HALBase for all HAL modules ( #124 )
2016-11-17 23:21:26 -08:00
94fe7f02f1
change setup.py build driver by default. change root directory of chipsec. move WARNING.txt to chipsec. remove PKG-INFO ( #107 )
2016-10-18 18:19:42 -07:00
Nathaniel Mitchell