admin/chipsec-chipsec
1
0
Fork 0
mirror of https://github.com/chipsec/chipsec synced 2026-06-08 13:31:00 +00:00
Code Issues Packages Projects Releases Wiki Activity
2,116 Commits 16 Branches 107 Tags
binaries
Commit Graph

1456 Commits

Author SHA1 Message Date
ChipSec 8163a864ac Update to 1.13.2 (#2175) 
* Update to 1.13.2

Signed-off-by: Chipsec <chipsec@intel.com>

* update manual

Signed-off-by: Chipsec <chipsec@intel.com>

---------

Signed-off-by: Chipsec <chipsec@intel.com>
Co-authored-by: Chipsec <chipsec@intel.com>
 2024-05-29 16:17:31 -07:00
Dan Scott a4d6e075e4 Add Meteor Lake Support 2024-05-29 10:50:59 -07:00
Sae86 efccddd739 WIP: Add feature to automatically generate url for return codes 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-05-29 10:44:04 -07:00
Carles Pey 19e2553138 Add SMI enumeration mode to the smm_ptr module (#2141) 
* Add SMI enumeration mode to the smm_ptr module

Signed-off-by: Carles Pey <carles.pey@nccgroup.com>
 2024-05-29 10:19:42 -07:00
Nathaniel Mitchell 39cf4bb620 Add UTs for ec_cmd and config_cmd 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-05-28 16:42:16 -07:00
Sae86 93bb8b66c6 Add feature so that mmcfg_base reads address for all buses available 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-05-28 16:40:35 -07:00
Nathaniel Mitchell f7ef74534f Add function to compare two ModuleResult's priorities 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-05-21 16:36:52 -07:00
Jason Zhou 4c2317e139 Add make_mask & set_bits 
Signed-off-by: Jason Zhou <jun2.zhou@intel.com>
 2024-05-20 16:39:39 -07:00
ChipSec 69239ba1b6 Update to 1.13.1 (#2149) 
* Update to 1.13.1

Signed-off-by: Chipsec <chipsec@intel.com>

* update manual

Signed-off-by: Chipsec <chipsec@intel.com>

---------

Signed-off-by: Chipsec <chipsec@intel.com>
Co-authored-by: Chipsec <chipsec@intel.com>
 2024-04-25 14:51:03 -07:00
Dan Scott 1206ebffc1 Remove vcl field from LVSCC register in common.xml 2024-04-25 14:12:15 -07:00
Dan Scott 6ed576a0bd Add lock-related fields to xml config schema 2024-04-25 14:11:48 -07:00
Nathaniel Mitchell cc8e9f3876 Refactor main/util parsing of logger flags 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-04-22 16:37:51 -07:00
Sae86 ff7acc620a Update MMCFG for Avoton to be consistent with other Atoms' 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-04-22 16:36:42 -07:00
Sae86 2bc5b22216 Add feature to auto-generate/save return code IDs 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-04-22 16:36:02 -07:00
Nathaniel Mitchell ed9c6e2896 Update how ACPI Tables are found 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-04-17 15:27:21 -07:00
Nathaniel Mitchell 55582449c9 Fix logger references in pci hal 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-04-16 16:35:05 -07:00
Nathaniel Mitchell b7da500d1f Add default_helper to util_config option section 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-04-16 16:34:49 -07:00
Sae86 7d728d987a Remove lines to set test result in is_supported in smm_code_chk and tools 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-04-02 16:40:45 -07:00
Sae86 47773a2559 Remove lines to set test result in is_supported 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-04-01 16:39:41 -07:00
ChipSec 10ed132902 Update to 1.13.0 (#2112) 
* Update to 1.13.0

Signed-off-by: Chipsec <chipsec@intel.com>

* update manual

Signed-off-by: Chipsec <chipsec@intel.com>

---------

Signed-off-by: Chipsec <chipsec@intel.com>
Co-authored-by: Chipsec <chipsec@intel.com>
 2024-03-28 13:55:24 -07:00
Dan Scott 2a412e0cc0 Enumerate modules in modules folder using '-lm' 2024-03-28 13:49:05 -07:00
Nathaniel Mitchell 3b5a0a69d1 Fix missing 'f' in f-strings 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-03-28 10:35:30 -07:00
Nathaniel Mitchell 987bd3b7a1 Update error when running 'uefi var-list' cmd 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-03-28 10:32:39 -07:00
Sae86 e52f0532b1 Add csv log option and fix value returned after running only one test 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-03-27 17:07:26 -07:00
Dan Scott 0e8192cfd0 Move files to library folder 2024-03-22 14:26:59 -07:00
Dan Scott a933b1337d Update references to functions in new library files 2024-03-22 14:26:59 -07:00
Dan Scott e569136c9b Refactor chipset.py 2024-03-22 14:26:59 -07:00
Sae86 02f7e08815 Move return codes to library 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-03-22 14:26:59 -07:00
Sae86 303e128cc4 Information and skipped no longer categorized as Failure 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-03-18 16:38:38 -07:00
Sae86 f7524c32f5 Return status in all write port functions 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-03-18 16:38:21 -07:00
ChipSec 6862cd6aa9 Update to 1.12.9 (#2071) 
* Update to 1.12.9

Signed-off-by: Chipsec <chipsec@intel.com>

* update manual

Signed-off-by: Chipsec <chipsec@intel.com>

---------

Signed-off-by: Chipsec <chipsec@intel.com>
Co-authored-by: Chipsec <chipsec@intel.com>
 2024-02-29 13:21:49 -08:00
Sae86 e5ae4fe9dc Add variables from UEFI spec version 2.10 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-02-29 11:22:39 -08:00
Sae86 b1828240a6 Remove int conversion since bus is already an int 
Add items to bus_data with extend

Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-02-27 16:37:21 -08:00
Nathaniel Mitchell 9bf2ab67c5 Add reg name to error when msr read fails 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-02-21 16:39:13 -08:00
Sae86 5f1b1d9743 Return code updates to scan_blocked, uefivar_fuzz and vmm.hypercallfuzz 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-02-12 16:38:07 -08:00
Sae86 cabe83d87f Return code updates to cet, reputation, s3script_modify and cpuid_fuzz 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-02-12 16:37:53 -08:00
Sae86 dd4175f354 Move down getReturnCode call to run 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-02-12 16:37:39 -08:00
Nathaniel Mitchell e3db459827 Add return code 'REGISTER_NOT_DEFINED' 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-02-12 16:37:25 -08:00
Sae86 f4ddfab71c Remove unused functions from logger 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-02-12 16:37:08 -08:00
Dan Scott 4584c67e80 Update attribute assignment conditons for set_EFI_variable 2024-02-12 16:36:38 -08:00
Nathaniel Mitchell ae0bd2a053 Fix hal.cpu to not call set_affinity in single threaded env 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-02-12 16:36:17 -08:00
corentin 7bdf194f9e LinuxHelper: open the device with buffering=0 to avoid caching when reading physical memory 2024-02-06 16:38:42 -08:00
Nathaniel Mitchell 105a222c37 Fix issues with mmio list command 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-01-31 16:34:24 -08:00
Jason Zhou 2cc1ceec92 Update to 1.12.8 
Signed-off-by: Jason Zhou <jun2.zhou@intel.com>
 2024-01-25 13:31:17 -08:00
Nathaniel Mitchell 838f87a0e7 Resolve mismatch type comp in uefi_search.py 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-01-25 11:45:29 -08:00
BrentHoltsclaw 8d45174e17 Add CET module (#2033) 
* Add CET module

Reports CET settings if supported on the platform
```
[*] Running module: chipsec.modules.common.cet
[x][ =======================================================================
[x][ Module: Checking CET Settings
[x][ =======================================================================
CET Shadow Stack is supported
CET Indirect Branch Tracking is unsupported
IA32_U_CET Settings:
  SH_STK_EN: Enable shadow stacks at CPL3 is NOT ENABLED
  WR_SHSTK_EN: Enables the WRSSD/WRSSQ instructions is NOT ENABLED
  ENDBR_EN: Enable indirect branch tracking is NOT ENABLED
  LEG_IW_EN: Enable legacy compatibility treatment for indirect branch tracking is NOT ENABLED
  NO_TRACK_EN: Enables use of no track prefix for indirect branch tracking is NOT ENABLED
  SUPPRESS_DIS: Disables suppression of CET indirect branch tracking on legacy compatibility is NOT ENABLED
  SUPPRESS: Indirect branch tracking is suppressed is NOT ENABLED
IA32_S_CET Settings:
  SH_STK_EN: Enable shadow stacks at CPL3 is NOT ENABLED
  WR_SHSTK_EN: Enables the WRSSD/WRSSQ instructions is NOT ENABLED
  ENDBR_EN: Enable indirect branch tracking is NOT ENABLED
  LEG_IW_EN: Enable legacy compatibility treatment for indirect branch tracking is NOT ENABLED
  NO_TRACK_EN: Enables use of no track prefix for indirect branch tracking is NOT ENABLED
  SUPPRESS_DIS: Disables suppression of CET indirect branch tracking on legacy compatibility is NOT ENABLED
  SUPPRESS: Indirect branch tracking is suppressed is NOT ENABLED```

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2024-01-16 16:42:28 -08:00
BrentHoltsclaw 1a632de9f4 Update mmcfg command (#2035) 
* Update mmcfg command

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2024-01-16 16:39:28 -08:00
Nathaniel Mitchell e1d9465b79 Print pci devices when using verbose output 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-01-08 16:36:57 -08:00
ChipSec 061378cc13 Update to 1.12.7 (#2045) 
Update to 1.12.7

Signed-off-by: Jason Zhou <jun2.zhou@intel.com>
 2024-01-04 11:54:50 -08:00
Nathaniel Mitchell 9567d8610d Fix UEFI Shell issue when importing options.py 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-01-03 16:35:11 -08:00