admin/chipsec-chipsec
1
0
Fork 0
mirror of https://github.com/chipsec/chipsec synced 2026-06-08 13:31:00 +00:00
Code Issues Packages Projects Releases Wiki Activity
2,116 Commits 16 Branches 107 Tags
binaries
Commit Graph

24 Commits

Author SHA1 Message Date
Sae86 e52f0532b1 Add csv log option and fix value returned after running only one test 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-03-27 17:07:26 -07:00
Dan Scott 0e8192cfd0 Move files to library folder 2024-03-22 14:26:59 -07:00
Sae86 4a8057d904 Update remaining SKIPPED results and references 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2023-10-17 16:36:31 -07:00
Sara Batllori 318b361621 WIP: Add return codes changes to module_common and testcase plus remap support 
Signed-off-by: Sara Batllori <sara.batllori@intel.com>
 2023-06-27 17:47:46 -07:00
Frinzell, Aaron 8d18b25680 f-string updates to /chipsec/. files 
Signed-off-by: Frinzell, Aaron <aaron.frinzell@intel.com>
 2023-03-15 11:27:29 -07:00
Frinzell, Aaron 10234c5407 Move SKIPPED results under NOTAPPLICABLE summary 
Signed-off-by: Frinzell, Aaron <aaron.frinzell@intel.com>
 2023-02-07 16:43:05 -08:00
Frinzell, Aaron bec289246d Fix Type Hints in testcase.py 
Signed-off-by: Frinzell, Aaron <aaron.frinzell@intel.com>
 2023-01-25 10:42:13 -06:00
brentholtsclaw 22816aa4a0 use log_error not error 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2023-01-18 17:12:19 -08:00
brentholtsclaw 00efed8997 Addressing comments 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2023-01-18 17:12:19 -08:00
brentholtsclaw bfa3c4ee39 Decouple chipsec_main from logger 
Remove start_test from logger
Enhance TestCase class to add start_test funtionality
Change logic within run_loaded modules to use TestCase opposed to logger
Add fstring to testcase.py
Add Type information to testcase.py

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2023-01-18 17:12:19 -08:00
Nathaniel Mitchell 0b2c4ee9ca Remove empty class definition parentheses 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2022-12-14 12:43:34 -08:00
Frinzell, Aaron 257cecc849 Decouple parse_args() from ChipsecMain and ChipsecUtil classes 
Signed-off-by: Frinzell, Aaron <aaron.frinzell@intel.com>
 2022-12-05 12:16:00 -06:00
Nathaniel Mitchell 291632c0ee Apply flake8 code formatting rules against repo 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2022-07-28 09:17:10 -07:00
Sara Batllori 89cc29a194 Improve skipped messaging 
Signed-off-by: Sara Batllori <sara.batllori@intel.com>
 2022-07-25 17:05:29 -07:00
brentholtsclaw f7fe1be074 More whitespace cleanup 
E231, E201, E226

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-07-31 13:46:13 -07:00
brentholtsclaw a00b2838e5 Cleanup trailing whitespace 
W291,W293,W391

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-07-01 15:44:21 -07:00
Ignacio Hernandez 427ab13196 Adding markdown formatted output 
Signed-off-by: Ignacio Hernandez <ignacio.hernandez@intel.com>
 2020-05-01 08:21:10 -07:00
BrentHoltsclaw 4f3b7236ba Remove duplicate configuration from common.py and move specific configuration to hal files 
Signed-off-by: BrentHoltsclaw <brent.holtsclaw@intel.com>
 2020-04-22 16:26:11 -07:00
Assaf Carlsbad 0ede74393a Add newline. 2020-01-13 10:30:58 -08:00
BrentHoltsclaw 18827a8574 Cleanup use is for None type compare 
Signed-off-by: BrentHoltsclaw <brent.holtsclaw@intel.com>
 2019-08-16 14:18:47 -07:00
BrentHoltsclaw 2efeda4345 Merge python3-rc2 branch into master (#656) 2019-08-15 14:11:20 -07:00
BrentHoltsclaw f4576f2065 Switched chipsec_main from getopt to argparse 2019-01-29 11:25:05 -08:00
Erik Bjorge 236a4f05e8 Force string type when collecting testcase output 
Make sure that objects are converted to string representations.

Signed-off-by: Erik Bjorge <erik.c.bjorge@intel.com>
 2018-10-23 09:49:28 -07:00
BrentHoltsclaw 87a456d11b Rewrite of XML and JSON logger 2018-10-15 17:18:45 -07:00