mirror of
https://github.com/chipsec/chipsec
synced 2026-06-08 13:31:00 +00:00
BrentHoltsclaw
80 lines
2.9 KiB
Python
80 lines
2.9 KiB
Python
#!/usr/bin/python
|
|
#CHIPSEC: Platform Security Assessment Framework
|
|
#Copyright (c) 2010-2015, Intel Corporation
|
|
#
|
|
#This program is free software; you can redistribute it and/or
|
|
#modify it under the terms of the GNU General Public License
|
|
#as published by the Free Software Foundation; Version 2.
|
|
#
|
|
#This program is distributed in the hope that it will be useful,
|
|
#but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
#MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
#GNU General Public License for more details.
|
|
#
|
|
#You should have received a copy of the GNU General Public License
|
|
#along with this program; if not, write to the Free Software
|
|
#Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
|
#
|
|
#Contact information:
|
|
#chipsec@intel.com
|
|
#
|
|
|
|
|
|
|
|
"""
|
|
The msr command allows direct access to read and write MSRs.
|
|
"""
|
|
|
|
from chipsec.command import BaseCommand
|
|
from chipsec.hal.msr import Msr
|
|
|
|
|
|
# CPU Model Specific Registers
|
|
class MSRCommand(BaseCommand):
|
|
"""
|
|
>>> chipsec_util msr <msr> [eax] [edx] [cpu_id]
|
|
|
|
Examples:
|
|
|
|
>>> chipsec_util msr 0x3A
|
|
>>> chipsec_util msr 0x8B 0x0 0x0 0
|
|
"""
|
|
def requires_driver(self):
|
|
# No driver required when printing the util documentation
|
|
if len(self.argv) < 3:
|
|
return False
|
|
return True
|
|
|
|
def run(self):
|
|
if len(self.argv) < 3:
|
|
print (MSRCommand.__doc__)
|
|
return
|
|
|
|
#msr = Msr( os_helper )
|
|
msr_addr = int(self.argv[2],16)
|
|
|
|
if (3 == len(self.argv)):
|
|
for tid in range(self.cs.msr.get_cpu_thread_count()):
|
|
(eax, edx) = self.cs.msr.read_msr( tid, msr_addr )
|
|
val64 = ((edx << 32) | eax)
|
|
self.logger.log( "[CHIPSEC] CPU{:d}: RDMSR( 0x{:x} ) = {:016X} (EAX={:08X}, EDX={:08X})".format(tid, msr_addr, val64, eax, edx) )
|
|
elif (4 == len(self.argv)):
|
|
cpu_thread_id = int(self.argv[3], 16)
|
|
(eax, edx) = self.cs.msr.read_msr( cpu_thread_id, msr_addr )
|
|
val64 = ((edx << 32) | eax)
|
|
self.logger.log( "[CHIPSEC] CPU{:d}: RDMSR( 0x{:x} ) = {:016X} (EAX={:08X}, EDX={:08X})".format(cpu_thread_id, msr_addr, val64, eax, edx) )
|
|
else:
|
|
eax = int(self.argv[3], 16)
|
|
edx = int(self.argv[4], 16)
|
|
val64 = ((edx << 32) | eax)
|
|
if (5 == len(self.argv)):
|
|
self.logger.log( "[CHIPSEC] All CPUs: WRMSR( 0x{:x} ) = {:016X}".format(msr_addr, val64) )
|
|
for tid in range(self.cs.msr.get_cpu_thread_count()):
|
|
self.cs.msr.write_msr( tid, msr_addr, eax, edx )
|
|
elif (6 == len(self.argv)):
|
|
cpu_thread_id = int(self.argv[5], 16)
|
|
self.logger.log( "[CHIPSEC] CPU{:d}: WRMSR( 0x{:x} ) = {:016X}".format(cpu_thread_id, msr_addr, val64) )
|
|
self.cs.msr.write_msr( cpu_thread_id, msr_addr, eax, edx )
|
|
|
|
commands = { 'msr': MSRCommand }
|