Files
chipsec-chipsec/chipsec/utilcmd/mmcfg_base_cmd.py
T
William Leara afd048fd52 fix for flake8 rule E305
This commit fixes all the E305 errors.  They were found by running "flake8 ." from the root directory.  This is an error defined by "pycodestyle", and has no functional impact to the source.  This is simply fixing whitespace as defined by CHIPSEC's .flake8 configuration.

background:
https://www.flake8rules.com/rules/E305.html
https://pycodestyle.pycqa.org/en/latest/intro.html#error-codes:~:text=after%20function%20decorator-,E305,-expected%202%20blank

versions: flake8 v7.2.0, python v3.12.6

Signed-off-by: William Leara <william.leara@dell.com>
2025-05-16 09:06:42 -07:00

57 lines
1.6 KiB
Python

# CHIPSEC: Platform Security Assessment Framework
# Copyright (c) 2021, Intel Corporation
#
# This program is free software; you can redistribute it and/or
# modify it under the terms of the GNU General Public License
# as published by the Free Software Foundation; Version 2.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
#
# Contact information:
# chipsec@intel.com
#
"""
The mmcfg_base command displays PCIe MMCFG Base/Size.
Usage:
>>> chipsec_util mmcfg_base
Examples:
>>> chipsec_util mmcfg_base
"""
from chipsec.command import BaseCommand, toLoad
from chipsec.hal import mmio
# Access to Memory Mapped PCIe Configuration Space (MMCFG)
class MMCfgBaseCommand(BaseCommand):
def requirements(self) -> toLoad:
return toLoad.All
def parse_arguments(self) -> None:
return
def run(self) -> None:
_mmio = mmio.MMIO(self.cs)
pciexbarlist = _mmio.get_MMCFG_base_addresses()
for pciexbar in pciexbarlist:
self.logger.log(f'[CHIPSEC] Memory Mapped Config Base: 0x{pciexbar[0]:016X}')
self.logger.log(f'[CHIPSEC] Memory Mapped Config Size: 0x{pciexbar[1]:016X}')
self.logger.log('')
commands = {'mmcfg_base': MMCfgBaseCommand}