mirror of
https://github.com/chipsec/chipsec
synced 2026-06-08 13:31:00 +00:00
58b531aef9
Prior to this change, the output was: [*] BIOS Region: Base = 0x00510000, Limit = 0x00FFFFFF SPI Protected Ranges ------------------------------------------------------------ PRx (offset) | Value | Base | Limit | WP? | RP? ------------------------------------------------------------ PR0 (74) | 8FFF0FF0 | 00FF0000 | 00FFFFFF | 1 | 0 PR1 (78) | 00000000 | 00000000 | 00000FFF | 0 | 0 PR2 (7C) | 00000000 | 00000000 | 00000FFF | 0 | 0 PR3 (80) | 00000000 | 00000000 | 00000FFF | 0 | 0 PR4 (84) | 00000000 | 00000000 | 00000FFF | 0 | 0 Now: it is: [*] BIOS Region: Base = 0x00510000, Limit = 0x00FFFFFF SPI Protected Ranges ------------------------------------------------------------ PRx (offset) | Value | Base | Limit | WP? | RP? ------------------------------------------------------------ PR0 (74) | 8FFF0FF0 | 00FF0000 | 00FFFFFF | 1 | 0 PR1 (78) | 00000000 | 00000000 | 00000000 | 0 | 0 PR2 (7C) | 00000000 | 00000000 | 00000000 | 0 | 0 PR3 (80) | 00000000 | 00000000 | 00000000 | 0 | 0 PR4 (84) | 00000000 | 00000000 | 00000000 | 0 | 0