mirror of
https://github.com/intel/linux-sgx
synced 2026-06-08 14:49:32 +00:00
9ddec08fb9
Signed-off-by: Zhang Lili Z <lili.z.zhang@intel.com>
23 lines
921 B
XML
23 lines
921 B
XML
<EnclaveConfiguration>
|
|
<ProdID>0</ProdID>
|
|
<ISVSVN>0</ISVSVN>
|
|
<StackMinSize>0x40000</StackMinSize>
|
|
<StackMaxSize>0x40000</StackMaxSize>
|
|
<HeapMinSize>0x90000000</HeapMinSize>
|
|
<HeapInitSize>0x90000000</HeapInitSize>
|
|
<HeapMaxSize>0x90000000</HeapMaxSize>
|
|
<TCSNum>6</TCSNum>
|
|
<TCSMinPool>16</TCSMinPool>
|
|
<TCSMaxNum>32</TCSMaxNum>
|
|
<TCSPolicy>1</TCSPolicy>
|
|
<!-- Recommend changing 'DisableDebug' to 1 to make the enclave undebuggable for enclave release -->
|
|
<DisableDebug>0</DisableDebug>
|
|
<MiscSelect>0</MiscSelect>
|
|
<MiscMask>0xFFFFFFFF</MiscMask>
|
|
<ReservedMemMinSize> 0x2000000</ReservedMemMinSize>
|
|
<ReservedMemInitSize>0x2000000</ReservedMemInitSize>
|
|
<ReservedMemMaxSize> 0x2000000</ReservedMemMaxSize>
|
|
<!-- On SGX1 platform, ReservedMemExecutable==1 means set reserved memory as read, write and execute (RWX) -->
|
|
<ReservedMemExecutable>1</ReservedMemExecutable>
|
|
</EnclaveConfiguration>
|