mirror of
https://github.com/intel/linux-sgx
synced 2026-06-08 14:49:32 +00:00
Li, Xun
e7bbc158fa
Supported the AEX (Asynchronous Enclave Exit) Notify feature. Supported Mbed-TLS Cryptography library (excluding SSL/TLS portion) in Enclave. Applied patches to OpenSSL 1.1.1t, fixed CVE-2023-1255, CVE-2023-0465 and CVE-2023-0466. Upgraded to Intel(R) Integrated Performance Primitives (IPP) Cryptography library version 2021.7. Upgraded Intel SGX Quote Verification Enclave to integrate updated SgxSSL. Enhanced the attestation local cache functionality by giving users the option to provide their own cache file. Enabled QPL/QCNL log in DCAP samples. Fixed bugs. Signed-off-by: Li, Xun <xun.li@intel.com>
26 lines
943 B
XML
26 lines
943 B
XML
<EnclaveConfiguration>
|
|
<ProdID>0</ProdID>
|
|
<ISVSVN>0</ISVSVN>
|
|
<StackMaxSize>0x40000</StackMaxSize>
|
|
|
|
<!-- On a system with SGX EDMM, the amount of available heap once the enclave
|
|
is initialized is HeapMinSize (0x1000 bytes). The gap between HeapMinSize
|
|
and HeapMaxSize will be expanded as necessary.
|
|
|
|
On a system without SGX EDMM, the amount of available heap once the enclave
|
|
is initialized is HeapInitSize (0x40000 bytes), and there is no heap expansion.
|
|
-->
|
|
<HeapMaxSize>0x100000</HeapMaxSize>
|
|
<HeapInitSize>0x40000</HeapInitSize>
|
|
<HeapMinSize>0x1000</HeapMinSize>
|
|
|
|
<TCSMaxNum>10</TCSMaxNum>
|
|
<TCSNum>10</TCSNum>
|
|
<TCSMinPool>10</TCSMinPool>
|
|
<TCSPolicy>1</TCSPolicy>
|
|
<!-- Recommend changing 'DisableDebug' to 1 to make the enclave undebuggable for enclave release -->
|
|
<DisableDebug>0</DisableDebug>
|
|
<MiscSelect>1</MiscSelect>
|
|
<MiscMask>0xFFFFFFFE</MiscMask>
|
|
</EnclaveConfiguration>
|