mirror of
https://github.com/intel/linux-sgx
synced 2026-06-08 14:49:32 +00:00
Haitao Huang
c636761ff4
Add a runtime agnostic enclave memory manager implementation in sdk/emm. The EMM APIs are based on design proposed in this PR: https://github.com/openenclave/openenclave/pull/3991 Enclave common loader changes are in psw/enclave_common/sgx_mm_ocalls.cpp, which are basically OCall support needed for EMM. Intel SDK runtime specific support are implemented as runtime abstraction layer: sdk/trts/ema_rt.c Current limitations, steps to build and test are documented in sdk/emm/README.md Signed-off-by: Haitao Huang <4699115+haitaohuang@users.noreply.github.com> Signed-off-by: Xiaofeng Xu <20158212+xxu36@users.noreply.github.com>
26 lines
943 B
XML
26 lines
943 B
XML
<EnclaveConfiguration>
|
|
<ProdID>0</ProdID>
|
|
<ISVSVN>0</ISVSVN>
|
|
<StackMaxSize>0x40000</StackMaxSize>
|
|
|
|
<!-- On a system with SGX EDMM, the amount of available heap once the enclave
|
|
is initialized is HeapMinSize (0x1000 bytes). The gap between HeapMinSize
|
|
and HeapMaxSize will be expanded as necessary.
|
|
|
|
On a system without SGX EDMM, the amount of available heap once the enclave
|
|
is initialized is HeapInitSize (0x40000 bytes), and there is no heap expansion.
|
|
-->
|
|
<HeapMaxSize>0x100000</HeapMaxSize>
|
|
<HeapInitSize>0x40000</HeapInitSize>
|
|
<HeapMinSize>0x1000</HeapMinSize>
|
|
|
|
<TCSMaxNum>10</TCSMaxNum>
|
|
<TCSNum>10</TCSNum>
|
|
<TCSMinPool>10</TCSMinPool>
|
|
<TCSPolicy>1</TCSPolicy>
|
|
<!-- Recommend changing 'DisableDebug' to 1 to make the enclave undebuggable for enclave release -->
|
|
<DisableDebug>0</DisableDebug>
|
|
<MiscSelect>1</MiscSelect>
|
|
<MiscMask>0xFFFFFFFF</MiscMask>
|
|
</EnclaveConfiguration>
|