lifting-bits-remill

mirror of https://github.com/lifting-bits/remill synced 2026-06-21 13:56:07 +00:00

Files

T

History

2over12 8dbd5d947d Bump Ghidra Fork Commit (#669 )

* bump commit

* fix patch macro handling

2023-05-05 17:20:15 -04:00

register_definitions

add basic macro handling and aarch64 patches

2023-04-30 12:35:45 -04:00

replace_pc_relative_disactions

Bump Ghidra Fork Commit (#669 )

2023-05-05 17:20:15 -04:00

tests

Ian/sleigh support rebased (#607 )

2022-07-28 08:46:32 -04:00

poetry.lock

Bump Ghidra Fork Commit (#669 )

2023-05-05 17:20:15 -04:00

pyproject.toml

Bump Ghidra Fork Commit (#669 )

2023-05-05 17:20:15 -04:00

README.md

PowerPC Support (#645 )

2023-02-02 10:05:28 -05:00

README.rst

Ian/sleigh support rebased (#607 )

2022-07-28 08:46:32 -04:00

README.md

Example invocation for x86 python replace_pc_relative_disactions/main.py <target .sinc file> --out_dir <output_directory> --inst_next_size_hint "\$(SIZE)" --pc_def register_definitions/x86.ia Example invocation for PowerPC using python replace_pc_relative_disactions/main.py <ghidra_dir>/Ghidra/Processors/PowerPC/data/languages/{ppc_common,ppc_embedded,ppc_instructions,ppc_isa,ppc_vle,quicciii}.sinc --pc_def ./register_definitions/powerpc.ia --inst_next_size_hint '$(REGISTER_SIZE)' --base_path <ghidra_dir> --out_dir $PWD/../../patches/sleigh