Fabrice Desclaux 6e09df71a3 Modify irbloc destination mecanism. Rework API in consequence.
Fat patch here: some API have changed.

Each irbloc now affects a special "IRDst" register which is used to
describe the destination irbloc. It allows simple description of
architectures using delay slots. Architectures semantic and tcc/python
jitter are modified in consequence. LLVM jitter is disabled for now,
but should be patch soon.
2014-09-05 11:30:05 +02:00
2011-08-30 16:00:07 +02:00
S
Description
Automated archival mirror of github.com/cea-sec/miasm
GPL-2.0 20 MiB
Languages
Python 91.4%
C 8.1%
Assembly 0.4%