admin/chipsec-chipsec
1
0
Fork 0
mirror of https://github.com/chipsec/chipsec synced 2026-06-08 13:31:00 +00:00
Code Issues Packages Projects Releases Wiki Activity

fixed indentation

Browse Source
This commit is contained in:
c7zero
2016-08-13 00:25:29 -07:00
parent 42c80a1404
commit 1b17827cf0
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
source/tool/chipsec/modules/tools/cpu/sinkhole.py
+1 -1
View File
@@ -71,8 +71,8 @@ class sinkhole(BaseModule):
self.logger.log( "[*] SMRR Base : 0x%016X" % smrr_base )
self.logger.log( "[*] Attempting to overlap Local APIC page with SMRR region" )
self.logger.log( "NOTE: The system may hang or process may crash when running this test. In that case, the mitigation to this issue is likely working but we may not be handling the exception generated.")
self.logger.log( " writing 0x%X to IA32_APIC_BASE[APICBase].." % smrrbase )
self.logger.log_important( "NOTE: The system may hang or process may crash when running this test. In that case, the mitigation to this issue is likely working but we may not be handling the exception generated.")
try:
chipsec.chipset.write_register_field( self.cs, 'IA32_APIC_BASE', 'APICBase', smrrbase, preserve_field_position=False, cpu_thread=0 )
ex = False