admin/chipsec-chipsec
1
0
Fork 0
mirror of https://github.com/chipsec/chipsec synced 2026-06-08 13:31:00 +00:00
Code Issues Packages Projects Releases Wiki Activity

Added VTGENCTRL register definition (#91)

Browse Source
This commit is contained in:
frinzell
2016-09-26 14:01:01 -07:00
committed by c7zero
parent fda2e25180
commit 48bd9f2afd
1 changed files with 7 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
source/tool/chipsec/cfg/hsx.xml
+7
View File
@@ -40,6 +40,13 @@
<field name="Enable" bit="0" size="1" desc="Enable"/>
<field name="Base" bit="13" size="19" desc="VTD Base Address"/>
</register>
<register name="VTGENCTRL" type="mmcfg" bus="0" dev="5" fun="0" offset="0x184" size="4" desc="VTGENCTRL Register">
<field name="gpa_limit" bit="0" size="4" desc="Guest virtual addressing limit"/>
<field name="hpa_limit" bit="4" size="4" desc="Host processor addressing limit"/>
<field name="lockvtd" bit="15" size="1" desc="lockvtd"/>
</register>
<register name="LTDPR" type="mmcfg" bus="0" dev="5" fun="0" offset="0x290" size="4" desc="Intel TXT DMA Protected Range Register">
<field name="lock" bit="0" size="1" desc="Lock LTDPR register"/>
<field name="protregsts" bit="1" size="1" desc="Protection enabled in HW"/>