admin/chipsec-chipsec
1
0
Fork 0
mirror of https://github.com/chipsec/chipsec synced 2026-06-08 13:31:00 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix missing type attribute

Browse Source 
Signed-off-by: Erik Bjorge <erik.c.bjorge@intel.com>
This commit is contained in:
Erik Bjorge
2021-04-02 14:57:23 -07:00
committed by Sae86
parent 15d94d76ff
commit ff17ecd091
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
chipsec/cfg/8086/pch_5xxh.xml
+1 -1
View File
@@ -171,7 +171,7 @@ https://cdrdv2.intel.com/v1/dl/getContent/636174
</register>
<!-- SPI Interface Controller -->
<register name="BIOS_SPI_BAR0" device="SPI" offset="0x10" size="4" desc="SPI BAR0 MMIO">
<register name="BIOS_SPI_BAR0" type="pcicfg" device="SPI" offset="0x10" size="4" desc="SPI BAR0 MMIO">
<field name="MEMBAR" bit="12" size="20" desc="Memory Bar" />
<field name="MEMSIZE" bit="4" size="8" desc="Memory Size" />
<field name="PREFETCH" bit="3" size="1" desc="Prefetchable" />