admin/chipsec-chipsec
1
0
Fork 0
mirror of https://github.com/chipsec/chipsec synced 2026-06-08 13:31:00 +00:00
Code Issues Packages Projects Releases Wiki Activity
2,548 Commits 16 Branches 107 Tags
npmitche/handlefwinfoerrors
Commit Graph

20 Commits

Author SHA1 Message Date
Nathaniel Mitchell 32aed148dd Fix error handling in spihal and debugenabled/mmconfig modules 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2026-02-06 14:26:17 -08:00
Nathaniel Mitchell 1259e568de Change all HAL objects in cs.hals to be lowercase 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2025-12-09 13:49:37 -08:00
Nathaniel Mitchell 56dc29328e Update modules set_scope to set the scope correctly (register only on the left) 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2025-05-08 01:07:54 +08:00
Sara Batllori d9a8265fc5 Remove MTAG prefix from module tags and add metadata tags 
Signed-off-by: Sara Batllori <sara.batllori@intel.com>
 2025-03-18 16:46:35 -07:00
Nathaniel Mitchell 2a8092ed60 Fix debugenable module with enable and debug_occured checks 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2025-03-18 16:29:37 -07:00
Nathaniel Mitchell bea2860e8e Update device functions and port register.read*/write* functions 
Updated the device.get_obj/objlist functions to match the other types e.g. "get_list_by_name" and "get_instance_by_name".

Updated register.read/read_field/write/write_field functions to first get the register objects, then read*/write* from there.

Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2025-03-18 16:29:21 -07:00
Nathaniel Mitchell 7d459745ac Fix modules debugenabled and me_mfg_mode 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2025-02-18 13:19:38 -08:00
Nathaniel Mitchell f7409804b4 HAL Update - Enable multitenant HALs 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2024-12-03 12:50:36 -08:00
Dan Scott b34fd4f4b2 Add check for SamplePart control 
Signed-off-by: Dan Scott <dan.scott@intel.com>
 2024-11-22 14:41:36 -08:00
Sae86 efccddd739 WIP: Add feature to automatically generate url for return codes 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-05-29 10:44:04 -07:00
Sae86 2bc5b22216 Add feature to auto-generate/save return code IDs 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-04-22 16:36:02 -07:00
Sae86 47773a2559 Remove lines to set test result in is_supported 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2024-04-01 16:39:41 -07:00
Dan Scott a933b1337d Update references to functions in new library files 2024-03-22 14:26:59 -07:00
Dan Scott 96677806cd Add typehints and fstrings to common modules 2023-12-01 09:35:36 -08:00
Nathaniel Mitchell f47f54d33a Add check to debugenabled for ECTRL register definition 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2023-10-25 16:35:28 -07:00
Sae86 2c9d457970 Add return codes support to bios_kbrd_buffer, bios_smi, bios_ts, bios_wp and debugenabled 
Signed-off-by: Sae86 <sara.batllori@intel.com>
 2023-10-25 16:35:08 -07:00
Nathaniel Mitchell 291632c0ee Apply flake8 code formatting rules against repo 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2022-07-28 09:17:10 -07:00
Aaron Frinzell 12a8c919f1 Add usage documentation to debugenabled.py (#1408) 
Signed-off-by: Frinzell, Aaron <aaron.frinzell@intel.com>
 2022-03-28 14:06:00 -07:00
Sae86 79661752c4 Changing helper calls to HAL calls 
- debugenabled: helper -> cpu
    - hypercall: helper -> mem

Signed-off-by: Sae86 <sae.batllori@intel.com>
 2021-02-05 12:28:33 -08:00
brentholtsclaw 36a8260866 Move modules from modules to modules/common 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-25 11:51:46 -07:00