admin/chipsec-chipsec
1
0
Fork 0
mirror of https://github.com/chipsec/chipsec synced 2026-06-08 13:31:00 +00:00
Code Issues Packages Projects Releases Wiki Activity
962 Commits 16 Branches 107 Tags
1.5.2
Commit Graph

962 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Nathaniel Mitchell 4240071cd3 Updating to version 1.5.2 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
1.5.2 		2020-06-30 16:20:41 -07:00
Nathaniel Mitchell ae9e6b2b12 Fixed error condition of get_affinity 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2020-06-30 14:20:02 -07:00
Nathaniel Mitchell 856f5da5c2 Fixed Windows helper imports v2 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2020-06-30 14:19:42 -07:00
Nathaniel Mitchell dfc47129b6 Fixed Windows helper imports 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2020-06-30 14:19:42 -07:00
brentholtsclaw d6458e9e81 LGTM warning fixes 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-30 11:12:45 -07:00
brentholtsclaw a21f08eda5 Fix NextFwFileSection read past buffer and import cleanup 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-30 11:12:45 -07:00
brentholtsclaw ec0b3167df Update Whitelist.py imports 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-30 11:12:45 -07:00
brentholtsclaw 738c9b31a4 Changes to uefi decompress functions 
Created hal.uefi_fv to contain uefi_fv functions
Modified Guids to use UUID
function cleanup

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-30 11:12:45 -07:00
brentholtsclaw 53003b1a07 Handle if python2 is still being used 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-30 11:12:23 -07:00
brentholtsclaw cd7bc14ea6 Fix from comments 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-30 11:12:23 -07:00
brentholtsclaw 66f93f1b3d Modify linux helper get/set_affinity functions 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-30 11:12:23 -07:00
brentholtsclaw a7eec3cc2e Update smbus registers 
Doc shows they start at offset 0x100 not 0x0

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-30 10:43:33 -07:00
brentholtsclaw e53e900b5c Update apl.xml 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-30 10:43:33 -07:00
brentholtsclaw 44481157a5 Fix divide for python3 in bios_kbrd_buffer 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-30 09:55:59 -07:00
brentholtsclaw d814238e91 Add pch_4xx support 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-30 09:55:41 -07:00
brentholtsclaw e1b7e7b385 Add unittest for chipset function 
Will check that cpu and pch can be properly identified

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-29 16:05:03 -07:00
brentholtsclaw beacd44206 Add is_enabled function to hal.igd update common.xml 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-29 16:04:19 -07:00
Nathaniel Mitchell e5ca45405b Fixed chipset bug in xml config init 
Signed-off-by: Nathaniel Mitchell <nathaniel.p.mitchell@intel.com>
 2020-06-29 16:03:41 -07:00
Ignacio Hernandez 66bbcc3d04 Adding a legacy pci method for read/write registers on native mode 
This method is only usable when kernel does not enumerate device

Signed-off-by: Ignacio Hernandez <ignacio.hernandez@intel.com>
 2020-06-29 09:35:35 -07:00
Ignacio Hernandez 9b7aebd04c Adding a linux native cpuid helper function 
Adapted from github repository https://github.com/flababah/cpuid.py

Signed-off-by: Ignacio Hernandez <ignacio.hernandez@intel.com>
 2020-06-29 09:35:35 -07:00
brentholtsclaw 72ea13c875 Add flake8 configuration file 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-29 09:34:13 -07:00
brentholtsclaw 8694571e71 Add better handling of detection values 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-29 09:33:15 -07:00
brentholtsclaw a9f13472c3 Suggested Fixes 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-29 09:33:15 -07:00
brentholtsclaw 9e0bcd2680 Add cpuid option when identifing cpu 
If cpuid is within configuration file, can assign cpu configuration
without did

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-29 09:33:15 -07:00
Aaron Frinzell 14c224abe0 Remove unused variable 2020-06-29 09:32:09 -07:00
Aaron Frinzell 41788a611b SPI access updates 2020-06-29 09:32:09 -07:00
brentholtsclaw f1d5666d9c Update ia_untrused 
check soc_bios_done bit
check each thread for IA_Untrusted bit

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-29 09:31:47 -07:00
brentholtsclaw 4eadcf4e95 Update tco_en logic and module cleanup 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-26 13:58:57 -07:00
brentholtsclaw 36a8260866 Move modules from modules to modules/common 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-25 11:51:46 -07:00
brentholtsclaw a36387cb44 Change return guidance for unknown chipset error 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-25 11:50:48 -07:00
Yves-Alexis Perez 2296344aca add 0x9B71 to ComeLake SKUs 
SKU corresponds to CPU Intel Core i3-10110U
 2020-06-25 11:49:56 -07:00
Frinzell 3b2fdf531c Move print after User Modules 2020-06-25 11:49:25 -07:00
Frinzell 9ce324f0c8 Avoid duplicate printing Loaded Modules 2020-06-25 11:49:25 -07:00
brentholtsclaw c33ac24116 Update gitignore list 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-15 17:31:22 -07:00
Frinzell 08f1f3ae09 Remove extra return 2020-06-11 15:01:08 -07:00
brentholtsclaw 0955ea3568 Misc fixes for cpu_cmd 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-11 15:00:10 -07:00
brentholtsclaw 84e13e9b59 Misc functional fixes 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-11 15:00:10 -07:00
brentholtsclaw 8bc45edd09 Fix pch_did collision 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-06-11 14:59:41 -07:00
brentholtsclaw 1b6d968000 Update to 1.5.1 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
1.5.1 		2020-05-29 16:21:56 -07:00
Frinzell 7c0fe8241b Remove extra import 2020-05-29 14:05:18 -07:00
Frinzell 1ead0d25f2 rtclock.py improvements 2020-05-29 14:05:18 -07:00
Frinzell 881e119307 spd.py minor updates 2020-05-29 14:05:03 -07:00
brentholtsclaw 35a614cbfc Add ICL support 
Add ICL configuration file
Update memconfig, remap, smm_dma modules
Add ia_untrusted module

Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-05-28 14:11:41 -07:00
brentholtsclaw 3bb2b443b7 Don't display pch information for atom 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-05-26 12:37:35 -07:00
p-state 3a981cba61 add SMBIOS_SYSTEM_INFO_2_0 2020-05-20 15:57:51 -07:00
p-state b4134e94d2 don't pass value twice; use value index instead 2020-05-20 15:57:51 -07:00
p-state 367f8b746e fix empty table if only SMBIOS v2 is available 2020-05-20 15:57:51 -07:00
gibarrasch 787e556b97 Fixed compilation in kernels >= 5.6 (#911) 2020-05-20 15:57:24 -07:00
Yves-Alexis Perez f3ab247c87 add 0x9B61 to CometLake SKUs 
SKU corresponds to CPU Intel Core i5-10210U

Fix for issue #912
 2020-05-14 09:08:06 -07:00
brentholtsclaw 2cea2f4bdc edit pch assignment logic 
Signed-off-by: brentholtsclaw <brent.holtsclaw@intel.com>
 2020-05-08 14:31:48 -07:00