admin/lifting-bits-remill
1
0
Fork 0
mirror of https://github.com/lifting-bits/remill synced 2026-06-21 13:56:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix zero extension for MOVD semantics with MMX registers

Browse Source
This commit is contained in:
Maurice Heumann
2026-03-11 13:00:27 +01:00
committed by Kyle Elliott
parent 27b38572f9
commit 962b68b964
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/Arch/X86/Semantics/DATAXFER.cpp
+2 -2
View File
@@ -260,8 +260,8 @@ DEF_ISEL(VMOVQ_MEMu64_XMMu64_AVX512) = MOVQ<MV64W, V128>;
# endif // HAS_FEATURE_AVX512
#endif // HAS_FEATURE_AVX
DEF_ISEL(MOVD_MMXq_MEMd) = MOVD<V32W, MV32>;
DEF_ISEL(MOVD_MMXq_GPR32) = MOVD<V32W, V32>;
DEF_ISEL(MOVD_MMXq_MEMd) = MOVD<V64W, MV32>; // Zero extends.
DEF_ISEL(MOVD_MMXq_GPR32) = MOVD<V64W, V32>; // Zero extends.
DEF_ISEL(MOVD_MEMd_MMXd) = MOVD<MV32W, V32>;
DEF_ISEL(MOVD_GPR32_MMXd) = MOVD<V32W, V32>;