mirror of
https://github.com/lifting-bits/sleigh
synced 2026-06-21 13:56:12 +00:00
Update Ghidra HEAD to commit 4fcc1febd (#354)
Bump Ghidra HEAD commit 4fcc1febd Changed files: ``` M Ghidra/Features/Decompiler/src/decompile/cpp/condexe.cc M Ghidra/Features/Decompiler/src/decompile/cpp/condexe.hh M Ghidra/Features/Decompiler/src/decompile/cpp/coreaction.cc M Ghidra/Features/Decompiler/src/decompile/cpp/coreaction.hh M Ghidra/Features/Decompiler/src/decompile/cpp/jumptable.cc M Ghidra/Features/Decompiler/src/decompile/cpp/jumptable.hh M Ghidra/Features/Decompiler/src/decompile/cpp/pcodecompile.cc M Ghidra/Features/Decompiler/src/decompile/cpp/semantics.cc M Ghidra/Features/Decompiler/src/decompile/cpp/semantics.hh M Ghidra/Features/Decompiler/src/decompile/cpp/slgh_compile.cc M Ghidra/Features/Decompiler/src/decompile/cpp/slgh_compile.hh A Ghidra/Features/Decompiler/src/decompile/datatests/condexesub.xml M Ghidra/Processors/8051/data/languages/80251.sinc M Ghidra/Processors/8051/data/languages/8051_main.sinc M Ghidra/Processors/AARCH64/data/languages/AARCH64_swift.cspec M Ghidra/Processors/MCS96/data/languages/MCS96.sinc M Ghidra/Processors/PIC/data/languages/PIC24.sinc M Ghidra/Processors/PowerPC/data/languages/SPE_APU.sinc M Ghidra/Processors/PowerPC/data/languages/altivec.sinc M Ghidra/Processors/SuperH/data/languages/superh.cspec M Ghidra/Processors/SuperH/data/languages/superh2a.cspec M Ghidra/Processors/x86/data/languages/x86-64-swift.cspec ``` Commit details: ``` [Commit 1/7] Hash: 3abf7f765e6d045d152589a7f73c8b4fea6c35a5 Date: 2025-08-21 06:42:41 -0400 Message: GP-0: Updating Swift documentation links Files changed: M Ghidra/Processors/AARCH64/data/languages/AARCH64_swift.cspec M Ghidra/Processors/x86/data/languages/x86-64-swift.cspec [Commit 2/7] Hash: 42115f6df02329a745a3878aafa96439088deaf0 Date: 2025-08-18 17:12:23 +0000 Message: GP-5581: Allow optimization by truncation of subpieced unique varnodes. Files changed: M Ghidra/Features/Decompiler/src/decompile/cpp/pcodecompile.cc M Ghidra/Features/Decompiler/src/decompile/cpp/semantics.cc M Ghidra/Features/Decompiler/src/decompile/cpp/semantics.hh M Ghidra/Features/Decompiler/src/decompile/cpp/slgh_compile.cc M Ghidra/Features/Decompiler/src/decompile/cpp/slgh_compile.hh M Ghidra/Processors/MCS96/data/languages/MCS96.sinc M Ghidra/Processors/PIC/data/languages/PIC24.sinc M Ghidra/Processors/PowerPC/data/languages/SPE_APU.sinc M Ghidra/Processors/PowerPC/data/languages/altivec.sinc [Commit 3/7] Hash: bb19782c35fd087d636f1dd5e41f9c5c02ac94ce Date: 2025-08-11 20:27:21 +0000 Message: GP-5927 Add support for SUBPIECE removal in ConditionalExecution Files changed: M Ghidra/Features/Decompiler/src/decompile/cpp/condexe.cc M Ghidra/Features/Decompiler/src/decompile/cpp/condexe.hh M Ghidra/Features/Decompiler/src/decompile/cpp/coreaction.cc M Ghidra/Features/Decompiler/src/decompile/cpp/coreaction.hh A Ghidra/Features/Decompiler/src/decompile/datatests/condexesub.xml [Commit 4/7] Hash: 9c9938e0662fa3b5cb48a79a10bf5e53edddb19b Date: 2025-07-30 19:32:34 +0000 Message: GP-5889 Check for common source in duplicated switch guard detection Files changed: M Ghidra/Features/Decompiler/src/decompile/cpp/coreaction.cc M Ghidra/Features/Decompiler/src/decompile/cpp/coreaction.hh M Ghidra/Features/Decompiler/src/decompile/cpp/jumptable.cc M Ghidra/Features/Decompiler/src/decompile/cpp/jumptable.hh [Commit 5/7] Hash: 28313c6574c61da69299fda185b884e2c785d7c1 Date: 2025-08-07 12:44:05 +0000 Message: GP-5912 Adding SH2 GBR register to the preserved by call list Files changed: M Ghidra/Processors/SuperH/data/languages/superh.cspec M Ghidra/Processors/SuperH/data/languages/superh2a.cspec [Commit 6/7] Hash: e7cad294c9b0a19ec9d74ef733e31451fb47c468 Date: 2025-07-29 14:59:32 +0100 Message: Fix 80251 "ANL Rm,#data" showing as "ADD" Details: Should be self explanatory, looks like it was just a typo. Files changed: M Ghidra/Processors/8051/data/languages/80251.sinc [Commit 7/7] Hash: cca3fcc208f9f1f8f69f60ed58dd470f976bddf0 Date: 2025-07-29 14:57:07 +0100 Message: Fix ANL Areg,Data for 80251 in source mode Details: ANL Areg,Data should be GROUP1 rather than GROUP2, the incorrect group causes the instruction to fail to decode on source mode 80251 Files changed: M Ghidra/Processors/8051/data/languages/8051_main.sinc ```
This commit is contained in:
committed by
GitHub
parent
632fa35e36
commit
d0d9bf5a67
@@ -52,7 +52,7 @@ if("${sleigh_RELEASE_TYPE}" STREQUAL "HEAD")
|
||||
# TODO: CMake only likes numeric characters in the version string....
|
||||
set(ghidra_head_version "12.0")
|
||||
set(ghidra_version "${ghidra_head_version}")
|
||||
set(ghidra_head_git_tag "98b938cc65d96734daa39a1494533cc65bc5fc41")
|
||||
set(ghidra_head_git_tag "4fcc1febdd778af79a6c1ca46499fe07ec359179")
|
||||
set(ghidra_git_tag "${ghidra_head_git_tag}")
|
||||
set(ghidra_shallow FALSE)
|
||||
set(ghidra_patches
|
||||
|
||||
Reference in New Issue
Block a user