Fabrice Desclaux 6e09df71a3 Modify irbloc destination mecanism. Rework API in consequence. ...

Fat patch here: some API have changed.

Each irbloc now affects a special "IRDst" register which is used to
describe the destination irbloc. It allows simple description of
architectures using delay slots. Architectures semantic and tcc/python
jitter are modified in consequence. LLVM jitter is disabled for now,
but should be patch soon.

2014-09-05 11:30:05 +02:00

..

manip_expression1.py

Miasm v2

2014-06-03 10:27:56 +02:00

manip_expression2.py

Modify irbloc destination mecanism. Rework API in consequence.

2014-09-05 11:30:05 +02:00

manip_expression3.py

Miasm v2

2014-06-03 10:27:56 +02:00

manip_expression4.py

Modify irbloc destination mecanism. Rework API in consequence.

2014-09-05 11:30:05 +02:00

manip_expression5.py

Miasm v2

2014-06-03 10:27:56 +02:00

manip_expression6.py

Modify irbloc destination mecanism. Rework API in consequence.

2014-09-05 11:30:05 +02:00

manip_expression7.py

Miasm v2

2014-06-03 10:27:56 +02:00

sc_connect_back.bin

Miasm v2

2014-06-03 10:27:56 +02:00

simple_test.bin

Miasm v2

2014-06-03 10:27:56 +02:00

simple_test.c

Miasm v2

2014-06-03 10:27:56 +02:00

solve_condition_stp.py

Modify irbloc destination mecanism. Rework API in consequence.

2014-09-05 11:30:05 +02:00